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Introduction
• Big Data and Data Analytics are increasingly important.
• Requires more storage, and with more data comes more power consumption.
• FeFETs offer advantages over conventional non-volatile memory such
as Flash or Phase Change Memory.
• Reduced operating voltages for low-power operation.
• Faster read and write speeds in the ~100 ns range and lower. [2]
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Background on Ferroelectrics
• Ferroelectricity is a material property where the material has the
ability to have reversible spontaneous polarization from an applied
electric field.
• Characteristic Parameters:
• Remnant Polarization (PR): The amount of polarization charge with no applied
electric field
• Coercive Voltage or Field (VC/EC): The amount of applied voltage or field that results
in no polarization.
JOE MCGLONE: FERROELECTRIC HFO2 THIN FILMS FOR FEFET MEMORY DEVICES 4
Representative polarization charge [µC/cm2] vs. applied voltage [V]. 
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Challenges with Traditional FE 
Materials
• Common FE materials: Lead Zirconate Titanate (PZT) and Strontium
Bismuth Tantalate (SBT)
• Incompatibility with CMOS technology due to inter-diffusion of silicon and FE
components.
• Increased interface trap charges, so severe it can mask the ferroelectric effect.
• Traditional FE materials have much lower coercive fields on the order of 50-100
kV/cm. Requires thicker FE layer to achieve sufficiently large memory window.
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Doped HfO2
• Benefit of high process compatibility in CMOS processing.
• Standard bulk and thin film hafnium oxide is centrosymmetric and 
doesn’t exhibit ferroelectric behavior. 
• Thin film (~30 nm or less) doped HfO2 can be induced into the non-
centrosymmetric orthorhombic phase which is ferroelectric (FE)
• Via incorporation stress from cation dopants such as silicon and capping layers. [1,2]
JOE MCGLONE: FERROELECTRIC HFO2 THIN FILMS FOR FEFET MEMORY DEVICES 6




JOE MCGLONE: FERROELECTRIC HFO2 THIN FILMS FOR FEFET MEMORY DEVICES 7
•Negative surface charge in FE layer
enhances the positive charge in the
channel, increasing VT.
•Positive surface charge in FE layer depletes
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OFF State: VG < -VC ON State: VG > VC
HfO2 Based FeFET Memory 
Technology Advantages
• Uses a 1-T design like flash – enables high density
• Higher coercive fields enables more scalable devices.
• Traditional FeRAM uses 1T-1C
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Project Objectives
• Design NMOS FeFET Process
• Develop Mask Set
• 4–Level mask design inspired by RIT PMOS metal gate and sub-CMOS processes. 
• Develop Process Flow
• Si:HfO2 deposition and anneal done at NaMLab in Dresden, Germany using atomic 
layer deposition (ALD).
• Enable etching of ALD Si:HfO2 in the SMFL.
• Fabricate FeFET devices
• Demonstrate a memory device
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Process Design
• The process was designed to be robust and enable the highest 
probability to realize devices using a conservative mask design.
• 39-step process
• Requires a low thermal budget (< 600 oC) after the Si:HfO2 
deposition. This restriction led to:
• Non-self-aligned process.
• No ability to use silicide S/D. 
• No inter-level-dielectric to reduce charges from low-temperature oxides
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Mask Design
• 4-Levels for FeFET process flow. 
• The full chip layout includes a variety of test structures:




• Van Der Pauw’s structures
• Resolution and alignment marks 
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Mask Design
• An MFIS capacitor array is used to test the FE film without influence 
from the semiconductor depletion.
• Various FeFET dimensions were created. 
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Mask Design FeFET
• A closer look at the FeFET layout.
• Active, S/D, Gate, M1
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Final Device Cross-Section
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Process Development
• There was no reliable etch process at RIT for HfO2.
• A process was developed using the LAM 4600 and N2, BCl3, CL2, and 
Ar to get an etch rate of 5.3 nm/min. The flow ratios were defined to 
be the same as [3].
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Image of FeFET device after the TiN and Si:HfO2 stack has been etched.
TiN on Si:HfO2










• Capture of a L=10µm and W=10µm FeFET completed device. Some 
loss in W due to LOCOS and loss in L due to diffusion of carriers and 
variation in lithography. 
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FE Capacitor Results
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• Confirmation of FE Si:HfO2 using 
the aixACCT TF1000 FE Tester on 
capacitors.
• The differences can be 
attributed to the difference in 
material stack and the process 
variation. 
• Degradation due to many 
factors such as non-switching 
domains, depolarization fields, 
and interface charges.
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FeFET Transfer Characteristics 
L = 5 µm, W = 15 µm
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MW (ΔVT) ~ 0.6V
• Cycling the FE layer helps to allow domains to move more freely for 
full switching.
• 50 cycles, blue is the starting cycle the plot trends toward light green as the number 
of cycles increases.
• Device shows a memory window and obvious shift in threshold 
voltage, indicating the FE Si:HfO2 is actually switching as designed.
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Memory Window
L = 5 µm, W = 15 µm
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• The largest difference in the ON and OFF current will give the best 
read out of the current state of the device. Four orders of magnitude 
difference at ~0.0 V.
• Steady decrease in VT for both states indicate trapping mechanisms
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ID vs. VDS Characteristics
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• L=20 µm and W= 15 µm device with VG increasing from 0.0 V to 2.25 
V in 0.25 V steps.
• Device shows punch through at high VDS.
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• The process that was developed, demonstrates functioning n-
channel FeFET for use as a memory device with standard CMOS 
compatible Si:HfO2.
• ALD Si:HfO2 was etched using chlorine based gases with an etch rate of 5.3 nm/min
• The MFIS capacitors:
• Remnant polarization: ~10 µC/cm2
• Coercive voltage: ~2.5 V
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• Further understanding memory window
• Understanding parameters that influence memory window.
• Optimization of process flow to improve ferroelectric behavior
• Avoid high contact resistance:
• Incorporate silicided S/D regions before ALD
• Additional HF dip should be used before Al sputter.
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